Abstract -This paper presents a simple modified unipolar carrier-based pulsewidth modulation (CB-PWM) strategy for the three-level neutral-point-clamped (NPC) voltage source inverter (VSI). Analytical expressions for the relationship between modulation reference signals and output voltages are derived. The proposed modulation technique for the three-level NPC VSI includes the maximum and minimum of the three-phase sinusoidal reference voltages with zero-sequence voltage injection concept. The proposed modified CB-PWM strategy incorporates a novel method that requires only of one triangular carrier wave for generate the gating pulses in three-level NPC VSI. It has the advantages of being simplifying the algorithm with no need of complex two/multi-carrier pulsewidth modulation or space vector modulation (SVM) and it's also simple to implement. The possibility of the proposed CB-PWM technique has been verified though computer simulation and experimental results.
Introduction
Multilevel converter topologies has recently been increasingly applied in medium-and high-voltage, and medium-and high-power industrial applications, such as active power filters, static reactive power compensation, adjustable-speed drive, and renewable energy generation, due to advantages of high power rating, high quality output waveforms associated with reduced voltage/current harmonic distortions, low electromagnetic compatibility (EMC) concerns, lower common-mode voltage, lower switching losses, and higher efficiencies when compared to the conventional two-level voltage source converters [1] [2] [3] .
Nowadays, there are three generally commercial classified topologies of multilevel converters in the literature as diode-clamped converters [4, 5] , cascaded Hbridge converters [6] [7] [8] , and flying-capacitor converters [9] , [10] . Among the various multilevel converter topologies, the most popular topology in high power industrial applications is the three-level neutral point clamped (NPC) voltage source inverter (VSI), which was proposed in 1981 by Nabae et al. [4] , as shown in Fig. 1 . One advantage of the three-level NPC VSI topology is that the power switches and the dc-link capacitors have to endure only one-half of the dc-link voltage. As a result, the converter can deal with double voltage and power value than in a standard two-level VSI with the same switching frequency. However, the drawbacks of this topology are the higher number of power switches, which adds complexity to the modulation method. In addition the voltage balance of the dc-link neutral point is required [5, 32] .
In recent year, several modulation strategies for a threelevel NPC VSI have been developed [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] . They could be mainly classified into carrier-based pulsewidth modulation (CB-PWM) [11] [12] [13] [14] [15] [16] [17] [18] , space vector modulation (SVM) [19] [20] [21] [22] [23] [24] [25] [26] , and selective harmonic elimination (SHE) [27] [28] [29] [30] . Among these PWM strategies, the CB-PWM has probably been the most popular due to its simplicity of implementation, which based on the comparison between the modulation reference signals and two triangular carriers.
Also, several CB-PWM strategies for the three-level NPC VSI have been extensively researches. The traditional modulation technique for CB-PWM is sinusoidal pulsewidth modulation (SPWM). The use of injected zerosequence signals for three-phase sinusoidal reference voltages initiated the research on non-sinusoidal CB-PWM [14] [15] [16] . Compared with SPWM, the non-sinusoidal CB-PWM strategies can extend the linear modulation ranges make it possible to increase the fundamental of the output voltages. Reference [12] presented the CB-PWM strategies, which are essentially two modulation modes (unipolar mode and dipolar mode). The application of both modulation modes to three-level NPC VSI has been equated output voltages. The unipolar mode is the most widely used at three-level NPC VSI due to the low ripple output voltages and currents. The voltage balancing control capability was improved. In [15] , an optimal CB-PWM strategy of three-level NPC VSI was proposed, which analyzed continuous and discontinuous pulsewidth modulation strategies. However, this conventional modified method requires two triangular carriers to generate the gating pulses. A PWM strategy based on carrier-based concept, capable of controlling the locally averaged neutral-point current to be equal to zero, was presented and analyzed [17] , which presented a modified modulation strategy for a three-level NPC VSI. The minimum and maximum of the sinusoidal three-phase reference voltages were added to the output reference voltages obtained from the modified modulation signals. The proposed modulation strategy completely removes the low-frequency voltage oscillations that appear in the neutral-point voltage. In addition, this technique can be implemented with a very simple algorithm and processed very fast. Nevertheless, this technique is somewhat complicated for two triangular carriers are required to generate the gating pulses.
An even simple modified CB-PWM strategy is proposed. In this paper, the only one triangular carrier is employed for the modulation of three-level NPC VSI. The practical implementation method of the modified unipolar CB-PWM with a triangular carrier wave was proposed strategy in conjunction with a zero-sequence voltage injection concept. The switch states of each leg are determined by comparing the modified modulation signals and a triangular carrier wave. The proposed CB-PWM strategy has the following advantages: 1) it does not need to know the parameters of the reference voltages; 2) simplifying the algorithm with no need of complex two/multi triangular carrier or SVM; 3) the fundamental of output voltages are maintain equal dc-link voltage due to extend the linear modulation ranges; 4) ideal for closed loop and during dynamic operation.
The proposed method has been verified by simulation and experimental results for three-level NPC VSI. This paper is organized as follows. Section II presents principle of three-level NPC VSI. Section III details the proposed of the CB-PWM strategy. Simulation results are provided in Section IV to verify the good performance of the proposed strategy. Section V describes the experimental results, demonstrating the validity of the proposed method. Finally, conclusions are presented in Section VI.
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Switching states
The operating status of the switches in the three-level NPC VSI can be represented by switching states shown in Table 1 
Modulation Strategy
The objective of this section is to present the proposed CB-PWM strategy, which evaluates performance of the three-level NPC VSI of Fig. 1 .
Conventional CB-PWM strategy
Numerous studies about the CB-PWM strategy for the three-level NPC VSI have been published [12] , which assists to understand the proposed method in this paper. (2) locates the non-zero voltage vectors in the center of a sampling period [14] - [16] . It provides an optimum switching sequence by which it has some advantages, such as lower harmonic distortion and higher available modulation index 
where the normalized modulation index a m controls the voltage magnitude and has range of 0 to 1.0.
In (3), s t ω is the inverter electrical position which may be related to a desired fundamental frequency 1 f of output voltages by, The traditional CB-PWM strategy takes the instantaneous average of the maximum and minimum of the three-phase reference voltages and adds this value from each of the sinusoidal three-phase reference voltages to obtain the modulation waveforms. The addition of this zero-sequence voltage continuously centers all of the three reference waveforms in the carrier band, which is like to the CB-PWM conventional two-level VSI. The CB-PWM technique can only be used for three-phase three-wire system, and it enables the modulation index to be increased by 15.5% before over-modulation.
Principle of the proposed CB-PWM strategy
In the traditional CB-PWM strategy, the three-phase sinusoidal reference voltages including the zero-sequence voltage * 0 v for generated the reference voltages of phase leg voltages. The proposed CB-PWM strategy is a generalized method that uses the effective three-phase sinusoidal reference voltage and the maximum and minimum of the three reference voltages.
The new two variables of modified reference voltage in the proposed CB-PWM strategy are obtained through double reference voltages 
where sign function (sgn) is defined by +1 or -1, and (6) and (7), the modified reference voltages,
, ,
within the maximum and minimum of the three reference voltages, is calculated as, 
Output voltages synthesis
The main proposes of a CB-PWMs strategy of a threelevel NPC VSI are to synthesize the desired output voltages and to verify the modified duty cycles. The output pole voltages kZ v , which is the voltage at terminal k with respect to the neutral point Z of Fig. 1 , can be expressed as, 
In the linear modulation range in (10), the output line-toline voltages are equal to or less than dc-link voltage d V . Therefore, if a three-phase balanced voltage is to be synthesized using CB-PWM scheme describe above. The modulation index is defined as, 
where nZ v is the voltage between the neutral point of the load n and the neutral point of the dc-link capacitor Z , which can be calculated as,
Calculation of duty cycles
A basic idea of this proposed CB-PWM strategy only requires the calculation of the independent duty cycles, which is to consider the output phase voltage in terms of the modified duty cycles , ,
where , , From above expressions, the equations show the relationships between effective duty cycles and output pole voltages. Commanded voltages are obtained by first defining a three-phase set of duty cycles which will be offset so that they range from 0-100%. By solving (14) , the modified duty cycles for output pole voltage, that is to divide the dc-link voltage, can be described as,
where , The modified duty cycles defined by (15) can be compared to a set of single triangular carrier wave in order to produce a generalized switching state for the additional leg. Therefore, the algorithm can be simply implemented with a triangular carrier and the duty cycles calculation as shown in block diagram of Fig. 2 .
The modified duty cycles of the proposed CB-PWM strategy are given in Fig. 3 . In Fig. 3 (a) , the original sinusoidal modulation signals * * * , ,
v v v are used to generate the modified duty cycles in the proposed method. Fig. 3 (b) shows the modified duty cycle waveforms AP d and AN d for leg A obtained from application of (6) and (7) For comparative purposes, the simulated duty cycles of conventional CB-PWM strategies for three-level NPC VSI are illustrated in Figs. 4 (a) and (b) , which developed in [17] and [18] , respectively. Fig. 4 (a) shows the simulation duty cycles of conventional CB-PWM 1 for leg A in the case that a m = 1.0, sgn = +1, and δ = 0. From this result, it can be seen that the comparison of the duty cycles with two carriers, which consist of the upper and lower carriers 
proposed method is simple and easy to implementation due to the modified duty cycles utilized only single of the triangular carrier wave for generates the gating pulse in three-level NPC VSI. One of the essential problems of the three-level NPC VSI is the neutral-point voltage balancing. The improved neutral-point voltage unbalance by neutral-point voltage control algorithm is used to solve a problem associated in [24] . The block diagram of the controller is given in Fig. 5 . The neutral-point voltage unbalanced can be controlled by changing the offset voltage ( offset d ) which is generated by the PI controller [31] . The neutral-point voltage control algorithm for proposed modified CB-PWM can be formulated as shown in Table 2 . The control algorithm is achieved by applying the magnitude of the offset voltage to the modified duty cycles of each phase ( , 
Simulation Results
In this section, some simulation results of the proposed method are presented. The modeling of the three-level NPC VSI using the proposed CB-PWM strategy has been implemented in Matlab/Simulink. The general conditions for the simulations are given as follows: the dc-link voltage S , respectively. The proposed CB-PWM strategy, operating in dynamic response, the output voltages of the three-level NPC VSI system are controlled by adjusting the modulation index a m . Fig. 7 (a) illustrates the dynamic response for a ramp output line-to-line voltage AB v . The modulation index reference increases starting from zero to maximum value (0 to 1.15) for the linear operation mode in 500 ms, with a switching frequency of 2.5 kHz, as shown in Fig. 7 (b) . As can be seen from simulated waveform, the line-to-line voltage has five voltage levels at high modulation index for proposed modified CB-PWM scheme. and three voltage levels at low modulation index and the result proves that smooth output voltage can be obtained over the whole range of operation.
The output voltage and current waveforms are given in Fig. 8 and Fig. 9 with both high ( a m = 0.8) and low modulation ( a m = 0.5) indexes in steady-state conditions. Fig. 8 shows the simulated output voltage and current waveforms of the three-level NPC VSI in high modulation index, at a switching frequency of 2.5 kHz. The pole voltage, line-to-line voltage and phase currents , , A B C i i i of the inverter are illustrated in Fig. 8 (a)-(c) , respectively. This is three voltage levels on the pole voltage AZ v and the five voltage levels on the line-to-line voltage AB v at high modulation indexes. The simulated waveforms agree with the theoretical analysis. The feasibility of the proposed CB-PWM method and the good quality of the voltage and control signals are verified. It can be seen that the voltages are well balanced in the steady-state operation, while the output phase currents are balanced and almost sinusoidal even fundamental frequency switching under high modulation indexes.
As the low modulation index, the output voltages and currents of the three-level NPC VSI are illustrated in Fig. 8 . Three voltage levels are generated on the output pole voltage AZ v , and three voltage levels are achieved on the line-to-line voltage AB v , as shown in Figs. 9 (a) and (b), respectively. In Fig. 9 (c) , the phase currents shown are high quality sinusoids and are well balanced despite the open-loop nature of the proposed method algorithm.
The total harmonic distortion (THD) for line-to-line voltages of three-level NPC VSI with both high and low modulation indices are about 43.40% and 58.09%, respectively, as simulated by MATLAB/Simulink. In Fig.  10 (a) and (b), the output line-to-line voltage harmonics around the switching frequency for the three-level NPC VSI are 379.6 V and 237.6 V at high and low modulation indexes, respectively. As all simulation results, it can be seen that the proposed CB-PWM is good of a three-level NPC VSI and the voltage balance of the dc-link is controlled fairly well in the whole modulation index range of the steady-state operation, even though the proposed CB-PWM method is simple in its structure.
Experimental Results
The experimental set-up of the proposed CB-PWM strategy for the three-level NPC VSI is represented by the block diagram shown in Fig. 11 . It consists of a dSPACE DS1104 controller board with TMS320F240 slave processor, I/O interface board CP1104, a 1 kW four-pole induction motor. A prototype induction motor drive with a front-end three-phase diode bridge rectifier and three-level NPC VSI was built in the laboratory. The setup parameters are the same as those used for the simulation. The inverter output is connected to an induction motor using a standard constant open-loop control method. The machine was unloaded, operating at 50 Hz. Fig. 12 shows measured waveforms of duty cycles and gating pulse for power switches. Fig. 13 shows the experimental waveforms of the dynamic response operation for a ramp modulation index reference, which increases from zero to the maximum modulation index ( a m = 1.15). It can be seen that the output line-to-line voltage waveform proves that smooth output voltage for the linear operation. Therefore, the low modulation index becomes limited to a value which is equal to 0.57.
The inverter voltage and current waveforms in steadystate are shown in Fig. 14 for high and low modulation indices. It can be seen that from both figures there is good agreement between simulations and experiments, which obtained in the conditions of Figs. 8 and Fig. 9 . Fig. 14 (a) shows the steady-state waveforms of the pole voltage AZ v , line-to-line voltage AB v , and output phase currents ,
A C i i when the inverter operates at the modulation index a m = 0.8. Fig. 11 . Experimental set-up. The line-to-line voltage is identical to that of a conventional two-level inverter. The closely match of simulation and experimental results well verify the feasibility and validity of the proposed strategy. In addition, from both simulation and experimental results, it can be seen that the voltage waveforms generated by the proposed CB-PWM strategy are stable in the steady-state condition. Fig. 15 shows the steady-state voltage and current waveforms of the conventional CB-PWM 2 for high and low modulation indices. It can be seen from both figures that there is good agreement and the experimental results of the proposed method in Fig. 14 are close to conventional CB-PWM 2. Again, the conventional method requires two triangular carriers for generate the gating pulses, which is a complex implementation. Fig. 16 shows the harmonic spectrum of the line-to-line voltages of three-level NPC VSI using the proposed CB-PWM strategy with a switching frequency s f = 2.5 kHz. The fundamental output line-to-line voltage under the condition of a m = 0.8 and 0.5 had a value of 384.5 V and 238.9 V, respectively. The THD was showed from 46.13% in the high modulation index and 58.88% in the low modulation index. Experimental results and simulated ones presented in Fig.16 and Fig. 10 are in close agreement. Furthermore, in order to verify the proposed CB-PWM strategy for three-level NPC VSI by the simulation results and compared with experimental results, as shown in Table  3 . It can be observed that the differences of the output voltage and THD for line-to-line voltages between simulation and experimental are a very good agreement the whole modulation index ranges (0.1-1.15) and their corresponding the graph in Fig. 17 . Fig. 17 summarizes the comparison results of the line-toline voltage total harmonic distortion for the conventional and proposed CB-PWM strategies. The THD is evaluated in the whole linear modulation index ranges (0.1-1.15) with incremental step size of 0.1 under 2.5 kHz switching frequency condition. It can be seen that the experimental results of the proposed method are close to conventional CB-PWM strategies (CB-PWM 1 and CB-PWM 2). In the all experimental, the output line-to-line voltages THD between the proposed and other conventional CB-PWM strategies are almost no difference values. However, the advantage of the proposed method can be implemented easily than other conventional strategies because it is used only one of the triangular carrier wave for generating the gating pulses in the three-level NPC VSI.
Conclusion
This paper presented a novel CB-PWM strategy for the three-level NPC VSI. The novelty of the proposed CB-PWM strategy is that only single of the triangular carrier wave is employed to for generate the gating pulses in the three-level NPC VSI and significantly simplify the modulation strategy. Experimental results confirmed the good performance with quality to the output voltages and the almost sinusoidal output phase currents in the dynamic and steady-state operations under high and low modulation indices. The feasibility and reliability of the proposed modulation strategy has been verified by both computer simulation and experimental results on an induction motor drive system. Finally, the main advantages associated were simple PWM algorithm, reduce capacitor voltage ripple, lower switching frequencies, and easily hardware implemented.
